

<b>Notice of References Cited</b>	Application/Control No. 10/815,483		Applicant(s)/Patent Under Reexamination TRIMBERGER ET AL.	
	Examiner Phallaka Kik		Art Unit 2825	Page 1 of 2

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,498,979 A	03-1996	Parlour et al.	716/16
*	B	US-6,237,131 B1	05-2001	MacArthur et al.	716/16
*	C	US-6,526,559 B2	02-2003	Schiefele et al.	716/16
*	D	US-6,532,579 B2	03-2003	Sato et al.	716/8
*	E	US-6,732,348 B1	05-2004	Tahoori et al.	716/16
*	F	US-2004/0153928 A1	08-2004	Rohrbaugh et al.	714/738
*	G	US-2004/0187060 A1	09-2004	Rohrbaugh et al.	714/742
*	H	US-2004/0216081 A1	10-2004	Wells et al.	716/018
*	I	US-6,886,117 B2	04-2005	Ku, Joseph	714/711
*	J	US-6,891,395 B2	05-2005	Wells et al.	326/38
*	K	US-7,047,465 B1	05-2006	Trimberger, Stephen M.	714/725
*	L	US-7,058,534 B1	06-2006	Tracy et al.	702/117
*	M	US-7,058,918 B2	06-2006	Abramovici et al.	716/12

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Howard et al., "The Yield Enhancement of Field-Programmable Gate Arrays", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 2, No. 1, March 1994, pp. 115-123.
	V	Kelly et al., "Defect Tolerant SRAM Based FPGAs", IEEE International Conference on Computer Design, VLSI in Computers and Processors, 10 October 1994, pp. 479-482.
	W	Mathur et al., "Timing Driven Placement Reconfiguration for Fault Tolerance and Yield Enhancement in FPGAs", Proceedings of European Design and Test Conference, 11 March 1996, pp. 165-169.
	X	Feng et al., "Reconfiguration of One-Time Programmable FPGAs with Faulty Logic Resources", International Symposium on Defect and Fault Tolerance in VLSI Systems, November 1999, pp. 368-376.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

**Notice of References Cited**

Application/Control No.

10/815,483

Applicant(s)/Patent Under  
Reexamination  
TRIMBERGER ET AL.

Examiner

Phallaka Kik

Art Unit

2825

Page 2 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,349,248 A	09-1994	Parlour et al.	326/38
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Thoori et al., "Techniques and Algorithms for Fault Grading of FPGA Interconnect Test Configurations", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 23, No. 2, February 2004, pp. 261-272.
	V	Hanchev et al., "Methodologies for Tolerating Cell and Interconnect Faults in FPGAs", IEEE Transactions on Computers, Vol. 47, No. 1, January 1998, pp. 15-33.
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.